Two charge-scaling successive approximation AID converters for on-focal-plane column-parallel data processing in CMOS active pixel image sensors (APS) are presented. The converters are designed in a thin but long fashion to fit a pitch size of 40 .tm for 2.0 jim technology and 24 pm for 1. CMOS active pixel image sensors (APS) have recently emerged as a low cost alternative to charge-coupled devices for many applications [1,2j• The CMOS _____ APS features good quantum efficiency, low read noise, high dynamic range, random accessibility,
Column Select reducing chip power consumption and total system noise. The semi-parallel A/D conversion scheme further alleviates the problem compared with a fully serial scheme (one A/D converter per chip) because of much lower operating bandwidth of the converters [71 • For instance, a 1K x 1K sensor operating at typical video frame rate requires a 30 MHz conversion rate for single converter per chip. On the other hand, employing the column-parallel architecture, the ADC conversion rate can be reduced to 30 kHz while maintaining the data output rate at 30 MHz. The semi-parallel scheme is thus suitable for many higher frame rate, low noise and low power applications, especially in interfacing with on chip digital signal processing and computation necessary for smart sensing techniques.
Two different successive approximation A/D conversion algorithms are discussed in Section II, and designs based on them are presented in Section III. The performance of these converters is compared in Section IV. A CMOS imager array incorporating one of the AID converter implementation was build. The test results on the digital imager is presented in Section V. voltage reduces back to its previous level every time it exceeds the reset level. The algorithm is mathematically expressed as the following:
Where i 1 to 10 for a 10 bit converter. In the double sided approach, the progressively smaller weights are added to whichever bus has the lower voltage. Voltage on both bus lines increase while they are converging. The algorithm is mathematically represented by the following:
Vs, = Vs,_i + b1 the signal level is restored to its previous value. This bit word is latched in the bit cell and the conversion proceeds to the next MSB. Two strobe cycles are needed for one bit conversion in this operation.
In the double sided implementation ( Figure 5 ), both signal and reset capacitors are binary-weighted. Two latch cells instead of one as in single sided design are used for each bit cell. At each strobe of the comparator, the comparator output is fed back to the sequentially selected bit cell so that the bottom plate of one capacitor is connected to Vf and that of the other to GND. The voltage at the lower voltage bus is then raised up by the binary-distributed amount of Vf, while that at the other bus remains the same. The latched digital data on both sides are complementary and data from either side can be used as the digital representation of the original analog signal. S R Five correction bit cells, which are the same sizes as the five LSBs, are implemented in the double sided design. After a crowbar (CB) short between the signal and reset buses, the similar conversion process stores the converted comparator offset voltage as the correction bits. The first bit serves as a sign bit which determines an addition or subtraction of the correction bits relative to the original digital words. The DC offset of the comparator is the major contribution to the column-wise fixed pattern noise (FPN) and is compensated to a first order by using this offset correction method. Double sided converter needs only one strobe cycle for each bit of conversion. It operates much faster than single sided design. On the other hand, it needs much more chip area because an equal amount of capacitance has to be connected to the reset bus and each unit cell consists of two latches. Furthermore, it requires extra component matching between the capacitors connected to the two bus lines in order to get the same conversion accuracy.
m. EXPERIMENTALRESULTS OF THE CONVERTERS
Two different converters have been fabricated using different technology. The double sided design used 2 tm n-well double poly technology and has a 40 pm pitch. The single sided design used 1 .2 jim n-well single poiy technology and has a 24 pm pitch. In these long, thin designs, special caution has been taken to minimize the chip area in the limited pitch space available for routing.
The converters are characterized using static linearity testing technique in which the converters operate as in typical image sensor readout. A ramp signal of 1 V magnitude from a 16 bit PC DAC board is fed to the input of the A/D converter. The digital word from the A/D converter is converted back to analog signal and read into a computer by a 16 bit ADC board. The performance of the two design is summarized in Table 1 along with their design parameters. All the measurement are taken at the conversion rate of 50kHz, corresponding to over 40 Hz frame rate for a 1024 x 1024 sensor array. The maximum conversion rate quoted is that at which the A/D converters are operational to 5 bit accuracy. Measurement indicates that at the same conversion rate below 200 kHz, accuracy of the single sided design is better than that of the double sided design as theoretically predicted, since the component matching dominates the settling time in limiting the conversion accuracy at lower speed. For commercial video applications at lower conversion rate, the single sided design is a better choice because of higher accuracy and smaller chip area. The double sided design is the better choice for higher speed readout applications in which a SPIE Vol. 2894/285 conversion speed beyond 200 kHz is required. Figure 6 shows the linearity test results for the single sided design at 50 kHz data rate. Both the DNL and INL are less than LSB. Figure 7 shows the transfer curve of the doubled sided converter at 500 kHz conversion rate. 6 bit accuracy is retained at this speed. IV. 64 X 64 CMOS DIGITAL IMAGE ARRAY A prototype digital sensor using single sided A/D converters was implemented. It is a 64 x 64 element array fabricated through MOSIS using standard 1 .2 pm n-well CMOS technology. The photomicrograph of the chip is shown in Figure 8 . It consists of a photo gate pixel array (2], a column A/D converter array with shift register control circuit, and sensor row and column addressing circuits. The column A/D converters occupies about 58% of the chip 286 ISPJE Vol. 2894 The sensor chips were tested at up to 1 kHz frame rate. Eight bits parallel digital output were fed into a DAC that converts the digital data into an analog image. The acquired images were monitored using a TV monitor driven by a scan converter. Quantitative measurements were taken at 100 kpixels/sec (24 full frames/see) readout rate. Figure 9 shows a raw image of 32 x 64 elements captured at 100 kHz pixel rate. There is no visible degradation in image quality compared to a similar sized CMOS APS with analog output. The sensor demonstrates random access and windowing capabilities. The image data retains 8 bit resolution up to 1 kHz full frame rate. The column-wise FPN is measured to be less than 2 LSBs.
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V. CONCLUSION
Two different implementation of column-parallel charge-scaling successive approximation A/D converters were designed, fabricated and tested. The single sided design has advantages on accuracy and chip area, while the double sided design on speed. They are both suitable for regular video applications while the double sided implementation has special use for high speed imaging, possibly up to 1 kHz frame rate for a 1K x 1K sensor.
A prototype CMOS APS with on-focal-plane column AID converters has been demonstrated. Images with 8 bit accuracy were achieved up to 1 kframes/sec (4 Mpixels/sec) readout rate. Column-wise non-uniformity of the sensor is within 2 LSBs (0.8% of the 1 V sensor saturation). It is possible to digitally correct the FPN to under 1 LSB using the on-chip offset correction.
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